IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

PATENT APPLICATION

Charles Cohn Donald Earl Hawk Jr.

CASE

A Method Of Manufacturing An Integrated Circuit Package

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

Express Mail Date of Deposit I hereby certify that this @ being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks Martington B. C. 20231 Nobish

(Printed name of person mailing paper or fee)

(Signature of person mailing paper or fee)

NEW APPLICATION UNDER 37 CFR § 1.53(b)

Enclosed are the following papers relating to the above-named application for patent:

Specification

6 Informal Sheets of drawing(s)

	CI	LAIMS AS FILED		
Total Claims	NO. FILED 17 - 20 =	NO. EXTRA	RATE	CALCULATIONS
Independent Claims	4 - 3 =	0	x \$18 ≈	\$0
Multiple Dependent Claims, if applicable			x \$78 =	\$78
Basic Fee			+ \$260 =	\$0
			TOTAL	\$690
lease file the application a		TOTAL FEE	\$768	

Please file the application and charge Lucent Technologies Deposit Account No. 12-2325 the amount of \$768, to cover the filling fee. Duplicate copies of this letter are enclosed. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit** Account No. 12-2325 as required to correct the error.

The Assistant Commissioner for Patents is hereby authorized to treat any concurrent or future reply, requiring a petition for extension of time under 37 CFR § 1.136 for its timely submission, as incorporating a petition for extension of time for the appropriate length of time if not submitted with the reply.

Please address all correspondence to Docket Administrator (Room 3C-512), Lucent Technologies Inc., 600 Mountain Avenue, P.O. Box 636, Murray Hill, New Jersey 07974-0636. However, telephone calls should be made to me at 610-712-3766.

> Anthony Grillo Reg. No. 36535

Attorney for Applicant(s)

Lucent Technologies Inc.

600 Mountain Avenue (Room 3C-512)

P.O. Box 636

Murray Hill, New Jersey 07974-0636

- f.:

10

15

20

25

30

A METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT PACKAGE Field of the Invention

The present invention relates generally to integrated circuits and, more particularly, to methods for manufacturing packages for integrated circuits and methods for manufacturing those packages.

Background of the Invention

Ball grid array (BGA) integrated circuit packages (hereinafter BGA packages) are widely used for mounting integrated circuit chips because they provide several advantages over other packaging technologies. BGA packages allow multiple pin structures to be mounted in limited surface areas. Further, BGA packages are less susceptible to impact damage because the outer terminals of the BGA package are short and stubby. In addition, the BGA package has relatively short bond pad to solder ball traces that result in improved electrical performance.

Fig. 8 illustrates a typical BGA package. The BGA package includes a substrate 1, which may consist of a double sided or multilayer structure, an integrated circuit chip 3 mounted on the upper surface of the substrate 1 by an adhesive 2. Metal wires 4 electrically interconnect a plurality of bond pads 3a formed on the upper surface of the integrated circuit with bond pads 7 formed on the substrate 1. Also provided is a molding section 5 formed on the upper surface of the substrate 1 to encapsulate the integrated circuit chip 3 and the metal wires 4. Solder balls 6 are attached on the lower surface of the substrate 1. The bond pads 7 are connected to the solder balls 6 using plated through holes 8 formed in the substrate 1.

To fabricate this BGA package, the integrated circuit chip 3 is attached to the upper central portion of the substrate 1 by an adhesive 2 in a die bonding process. Thereafter, in a wire bonding process, the bond pads 3a formed on the upper surface of the integrated circuit 3 and the bond pads 7 formed on the substrate 1 are interconnected with the metal wires 4. Using a molding process, the integrated circuit 3, the metal wires 4, and a portion of the upper surface of the substrate 1 are encapsulated with epoxy to form the molding section 5. In a solder ball attaching process, the solder balls 6 are attached to the lower surface of the substrate 1.

10

15

20

25

30

While this BGA package provides advantages it does, however, have its drawbacks. For example, a large number of through holes are formed in the substrate 1, of a multilayer metallization structure, between the power and ground rings, and the respective internal planes. As a result, the electrical performance is degraded because the conductive paths for current flow through the internal power and ground planes are reduced. Accordingly, it is desirable to develop a BGA package that reduces this problem.

Summary of the Invention

The present invention is directed to a process for manufacturing an integrated circuit package such as a BGA package for use with an integrated circuit chip. The substrate of the integrated circuit package is formed having a cavity that exposes a lower conductive level in the substrate so that connections between the integrated circuit and the lower conductive level may be formed; thus reducing the need for plated through hole connections from conductive layer to conductive layer. As a result, the conductive paths in the internal power and ground planes are not necessarily cut off by the plated through holes thus avoiding or reducing some of the electrical performance degradation suffered by prior techniques. In addition, the invention allows more signals to be added and/or the size of the integrated circuit to be reduced for enhanced electrical performance. The multiple bonding tier integrated circuit package may also provide greater wire separation that eases wire bonding and subsequent encapsulation processes.

Illustratively, the substrate of the integrated circuit package includes a conductive layer formed above a first dielectric layer and a second dielectric layer formed above the first conductive layer. The second dielectric layer has a cavity exposing a portion of the first conductive layer. Also provided is an integrated circuit, positioned above the second dielectric layer, coupled to the exposed portion of the first conductive layer.

It is to be understood that both the foregoing general description and the following detailed description are exemplary, but are not restrictive, of the invention.

Brief Description of the Drawing

The invention is best understood from the following detailed description when read in connection with the accompanying drawing. It is emphasized that,

10

15

20

25

30

according to common practice in the semiconductor industry, the various features of the drawing are not to scale. On the contrary, the dimensions of the various features are arbitrarily expanded or reduced for clarity. Included in the drawing are the following figures:

Fig. 1 is a flow chart diagram illustrating an exemplary process of the present invention for manufacturing a ball grid array package;

Figs. 2-6 are schematic diagrams of a ball grid array substrate during successive stages of manufacture according to the process shown in Fig. 1;

Fig. 7 is a top view of the ball grid array substrate shown in Fig. 5; and Fig. 8 is a schematic diagram of a conventional ball grid array package.

Detailed Description of the Invention

Referring now to the drawing, wherein like reference numerals refer to like elements throughout, Fig. 1 is a flow chart diagram illustrating the process for manufacturing an integrated circuit package according to an exemplary embodiment of the present invention. The process shown in Fig. 1 is described below with reference to Figs. 2-6.

At step 100, a multilayer substrate 10 (Fig. 2) is provided. The process for manufacturing the multilayer substrate 10 is well known. The substrate includes insulating layers 20, 22, 24 and conductive layers 30, 32, 34, 36. The conductive layers 30, 32, 34, 36 may be patterned using standard techniques. These layers are patterned to form interconnections from the top 12 to the bottom 14 of the multilayer substrate 10. Conductive layers 30, 32, 34, 36 may be a metal such as copper or other suitable conductive material.

At step 110, through holes such as 40 and 42 (Fig. 3) are formed in the multilayer substrate 10 using standard processes. For example, the through holes may be formed by mechanical or laser drilling of the multilayer substrate 10. Although two through holes 40 and 42 are shown, a number of through holes may be formed in the multilayer substrate 10.

Next, at step 112, the through holes 40 and 42 and the outer conductive layers are plated. The outer conductive layers include conductive layers 32 and 36. The plating process includes forming a seed layer on the exposed surfaces including the

10

15

20

25

30

through holes followed by an electroless plating flash and electroplating. The plating materials includes, for example, copper. At step 114, the conductive layers 32 and 36 are patterned using well-known processes. Then, at step 116, a solder mask 46 and 48 is applied to the conductive layers 32 and 36 and patterned to expose portions of the conductive layers 32 and 36 and insulating layer 22.

Next, at step 120, a cavity 50 (Fig. 5) is formed in the insulating layer 22 to expose conductive layer 30. Cavity 50 may be formed by routing, laser milling, plasma etching, or other cavity forming techniques. By exposing the conductive layer 30, wire bonds from the integrated circuit may be formed directly to at least two different bonding tiers within the multilayer substrate 10.

One or more of the exposed portions of the conductive layer 30 may form a power plane, ring or area. In this case, multiple bond pads of the integrated circuit may be interconnected to the exposed plane, ring, or area. Instead of a power plane, the exposed portions of the conductive layer 30 may form a ground plane. In this way, the need for multiple through holes for connecting to power or ground may be reduced or eliminated. Portions of the exposed conductive layer 30 may also include a combination of areas including one or more of a ground plane, power plane, or connections for signal lines.

At step 130, a conductive wire bondable material is formed on the exposed conductive areas of conductive layers 30, 32 and 36. The conductive material may include gold formed on nickel. In this case, nickel is plated onto the exposed portions of conductive layers 30, 32, and 36 and gold is plated onto the nickel.

At step 140, the device is completed (Fig. 6). This includes coupling an integrated circuit chip 75 to the multilayer substrate 10 using an adhesive 70. Wire bonds 80 are formed between bond pads (not shown) on the integrated circuit and connection areas and/or bond pads 30a, 30b, 32a, 32b on the multilayer substrate 10. The connection areas are areas such as bond pads where the wires may be directly connected to conductive layers 30 and 32. In addition, the integrated circuit chip and the wire bonds are overmolded with an epoxy and solder balls 65 are coupled to the connecting pads 60 (formed from conductive layer 36) using conventional techniques.

In the illustrative embodiment, the integrated circuit chip 75 is formed on a segment of the mask 70 (Figs. 6 and 7). While only one wire bond is shown coupled to

10

15

20

the ground plane, a plurality of wire bonds may be used to interconnect the integrated circuit 75 and the ground plane 32a. As a result, a plurality of through holes do not have to be formed in the multilayer substrate 10 for interconnecting the integrated circuit 75 to ground.

In addition, segment 30a of the conductive layer 30 may form a power plane and be electrically coupled to the integrated circuit chip 75. While only one wire bond is shown coupled to the power ring 30a, a plurality of wire bonds may be used to interconnect the integrated circuit chip 75 and the power plane 30a. As a result, a plurality of through holes do not have to be formed in the multilayer substrate 10 for interconnecting the integrated circuit chip 75 to the power plane 30a. Alternatively, segment 30b may form the power plane. The power plane, the ground plane, or other segment of the conductive layers may be formed as a continuous region along one, two, three or more sides of the integrated circuit or they may encircle the integrated circuit.

Although the invention has been described with reference to exemplary embodiments, it is not limited to those embodiments. For example, the exemplary embodiments described above include four conductive layers, however, the invention is applicable to substrates that include three or more conductive layers and associated insulating layers for separating those conductive layers. In addition, cavities may be formed in more than one of the dielectric layers of the substrate exposing one or more of the conductive layers in the substrate. Further, connections for signal lines, power, or ground, or combinations thereof, may be provided in the cavity of the substrate. Accordingly, the appended claims should be construed to include other variants and embodiments of the invention, which may be made by those skilled in the art without departing from the true spirit and scope of the present invention.

What is Claimed:

1		1.	A process for manufacturing an integrated circuit package
2	comprising:		
3		(a)	providing a substrate having a first dielectric layer, a conductive
4	layer above th	ne first	dielectric layer, and a second dielectric layer above the conductive
5			lectric layer having a cavity exposing a portion of the conductive
6	layer; and		
7		(b)	interconnecting an integrated circuit directly to the exposed portion
8	of the conduc	tive lay	rer in the cavity.
1		2.	The method of claim 1 wherein step (b) comprises:
2		coupli	ing a conductor to a bond pad formed on the integrated circuit; and
3		conne	cting the conductor directly to the conductive layer.
1		3.	The method of claim 1 further comprising providing one of a
2	ground plane	and a p	ower plane in the exposed portion of the conductive layer.
1		4.	The method of claim 3 further comprising providing at least one
2	connection for	r a sign	al line in the exposed portion of the conductive layer.
1		5.	The method of claim 1 further comprising providing at least one
2	connection for	r a sign	al line in the exposed portion of the conductive layer.
1		6.	The method of claim 1 further comprising forming multiple
2	interconnection	ns betv	veen the integrated circuit chip and the conductive layer.
1		7.	A method of manufacturing a substrate adapted to receive an
2	integrated circ	uit chip	
3		(a)	providing a first dielectric layer;
4		(b)	providing a conductive layer above the first dielectric layer;
5		(c)	providing a second dielectric layer above the conductive layer; and
6		(d) for	ming a cavity in the second dielectric layer to expose a portion of
7	the conductive		•


1		8.	The method of claim 7 wherein steps (a), (b), and (c) occur prior to
2	step (d).		
1		9.	The method of claim 7 further comprising:
2		_	ding a contact area to a ground plane by exposing the portion of the
3	conductive la	yer.	
1		10.	The method of claim 7 further comprising:
2		(e) fo	rming plated through holes in the substrate.
1		11.	The method of claim 10 wherein step (e) is performed prior to step
2	(d).		
1		12.	A method of manufacturing an integrated circuit package
2	comprising:		
3		provi	ding the substrate of claim 7; and
4		coupl	ing the integrated circuit chip to the substrate.
1		13.	A method of manufacturing a substrate adapted to receive an
2	integrated cir	cuit chi	p comprising:
3		(a)	providing a first dielectric layer;
4		(b)	providing a first conductive layer above the dielectric layer;
5		(c)	providing a second dielectric layer above the first conductive layer;
6		(d)	providing a second conductive layer above the second dielectric
7	layer;		
8		(e) fo	rming a cavity in a first region of the second dielectric layer to
9	expose a port	tion of t	the first conductive layer.
1		14.	The process of claim 13 wherein step (d) further comprises
2	providing the	secono	d conductive layer on regions other than the first region.
1		15.	The process of claim 13 wherein step (d) further comprises
2	removing a p	ortion (of the conductive layer formed above the first region.
1		16.	A method of manufacturing an integrated circuit package
2	comprising:		

3	providing the substrate of claim 13; and			
4	coupling the integrated circuit chip to the substrate.			
5		17.	A process for manufacturing an integrated circuit package	
6	comprising:			
7		(a)	receiving a substrate having a first dielectric layer, a conductive	
8	layer above th	ne first	dielectric layer, and a second dielectric layer above the conductive	
9	layer, the seco	ond die	lectric layer having a cavity exposing a portion of the conductive	
10	layer; and			
11		(b)	interconnecting an integrated circuit directly to the exposed portion	
12	of the conduc	tive lay	yer in the cavity.	

A METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT PACKAGE <u>ABSTRACT</u>

A method of manufacturing an integrated circuit package such as a BGA package for use with an integrated circuit chip. The integrated circuit package has a substrate formed with a cavity that exposes a lower conductive level in the package so that connections between the integrated circuit chip and the lower conductive level may be formed to reduce the through holes formed in the substrate. As a result, additional signal line interconnections may be included in the substrate circuit package and/or the size of the integrated circuit chip may be decreased. Each of these may be implemented for enhanced electrical performance. The multiple wire bonding tiers in the substrate may also provide greater wire separation that eases wire bonding and subsequent encapsulation processes.

Cohn 6-4






Fig. 5

